A Design Approach for Networks of Self-Sampled All-Digital Phase-Locked Loops - CentraleSupélec Access content directly
Conference Papers Year : 2011

A Design Approach for Networks of Self-Sampled All-Digital Phase-Locked Loops

Abstract

This paper addresses the problem of the stability and the performance analysis of N-nodes Cartesian networks of self-sampled all digital phase-locked loops. It can be demonstrated that under certain conditions (such as filter coefficients value) a global and a local synchronization can be obtained. Our approach to find the optimal conditions consists in analyzing an corresponding linear average system of the Cartesian network rather than constructing a piecewise-linear system which is extremely difficult to analysis. The constructed corresponding system takes into account the non-linearity of the network and especially the self-sampling property. It is then analyzed by linear performance criteria such as modulus margin to guarantee a robust stability of the Cartesian network. The reliability of our approach is proved by transient simulations in networks of different sizes.
Fichier principal
Vignette du fichier
ECCDT_2011.pdf (453.72 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-00633011 , version 1 (17-10-2011)

Identifiers

Cite

Jean-Michel Akré, Jérôme Juillard, Mohammad Javidan, Eldar Zianbetov, Dimitri Galayko, et al.. A Design Approach for Networks of Self-Sampled All-Digital Phase-Locked Loops. 20th European Conference on Circuit theory and Design (ECCTD'11), Aug 2011, Linköping, Sweden. pp.725-728, ⟨10.1109/ECCTD.2011.6043646⟩. ⟨hal-00633011⟩
369 View
233 Download

Altmetric

Share

Gmail Facebook X LinkedIn More