

# **An ultra-compact leaky-integrate-and-fire model for building spiking neural networks**

M. Rozenberg, O. Schneegans, P. Stoliar

## **To cite this version:**

M. Rozenberg, O. Schneegans, P. Stoliar. An ultra-compact leaky-integrate-and-fire model for building spiking neural networks. Scientific Reports, 2019, 9, 10.1038/s41598-019-47348-5. hal-02268698

## **HAL Id: hal-02268698 <https://centralesupelec.hal.science/hal-02268698v1>**

Submitted on 11 Mar 2020

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# **SCIENTIFIC REPORTS**

natureresearch

Received: 5 March 2019 Accepted: 12 July 2019 Published online: 31 July 2019

# **OPEN** An ultra-compact leaky-integrate**and-fre model for building spiking neural networks**

**M. J. Rozenberg1, O. Schneegans2 & P. Stoliar<sup>3</sup>**

**We introduce an ultra-compact electronic circuit that realizes the leaky-integrate-and-fre model of artifcial neurons. Our circuit has only three active devices, two transistors and a silicon controlled rectifer (SCR). We demonstrate the implementation of biologically realistic features, such as spikefrequency adaptation, a refractory period and voltage modulation of spiking rate. All characteristic times can be controlled by the resistive parameters of the circuit. We built the circuit with out-of-theshelf components and demonstrate that our ultra-compact neuron is a modular block that can be associated to build multi-layer deep neural networks. We also argue that our circuit has low power**  requirements, as it is normally off except during spike generation. Finally, we discuss the ultimate ultra**compact limit, which may be achieved by further replacing the SCR circuit with Mott materials.**

We are currently witnessing an ongoing technological revolution. The longstanding promise of artificial intelligent systems realized in neural networks is beginning to materialize<sup>1</sup>. Significant milestones have been overcome such as, for instance, the deep neural network algorithm AlphaGo beating the world champion of the board game go. A neural network is a system of interconnected units, which is inspired by the mammalian brain. The units, called neurons, perform a simple basic non-linear process, and their inter-connections are called synapses<sup>2</sup>. Neural network systems are implemented by either running sofware on a conventional (super) computer, as AlphaGo<sup>3</sup>, or directly in hardware by dedicated integrated CMOS (VLSI) circuits<sup>4</sup>. A notable example of the latter is the chip TrueNorth, whose circuits emulate both, synaptic and neuronal functionalities<sup>5</sup>. However, both strategies sufer from signifcant bottlenecks to achieve the massive scale needed to compete with a mammalian brain. It is often quoted the amazing power efficiency of the human brain, which counts  $10^{11}$  neurons and  $10^{15}$  synapses and requires just about 20W to function. In contrast, running AlphaGo on a digital supercomputer requires the order of hundreds of kWs. Nevertheless, conventional electronics is not to be blamed for lack of efficiency, as the last generation of microprocessors in modern digital computers and smartphones can integrate 10<sup>10</sup> transistors and consume less than 10 W. Moreover, the brain-inspired chip TrueNorth counts  $5.4 \times 10^9$  transistors and consumes less than 0.07 W<sup>5</sup>. While this is impressive, the implementation of a circuit that emulates *neuronal* function currently requires a large number of transistors. In TrueNorth, each of its 4096 cores has 1.2 million transistors that implement 256 neurons. Hence, a neuron requires about 10<sup>4</sup> transistors. This indicates that there is a need to explore ways of building efficient neuromorphic circuits with a significant reduction in the number of components. Such *compact* neuron models have been proposed, which typically require tens of transistors<sup>6,7</sup>. Here, we present a signifcant improvement along this direction and introduce an *ultra-compact* neuron model that brings the count of active devices down to three, two transistors and a silicon controlled rectifer (SCR), also called thyristor. We identify the non-linear I-V characteristics and the gate of the SCR as the key features which enable a simple implementation of an electronic neuron with the leaky-integrate-and-fire (LIF) model functionality<sup>8</sup>.

<sup>1</sup> Laboratoire de Physique des Solides, UMR8502 CNRS - Université Paris-Sud, Université Paris-Saclay, 91405, Orsay, Cedex, France. <sup>2</sup> Laboratoire Génie électrique et électronique de Paris, CentraleSupélec, UMR8507 CNRS - Sorbonne Université, Université Paris-Saclay, 91192, Gif-sur-Yvette, Cedex, France. <sup>3</sup>National Institute of Advanced Industrial Science and Technology (AIST), 305-8565, Tsukuba, Japan. Correspondence and requests for materials should be addressed to M.J.R. (email: [marcelo.rozenberg@u-psud.fr](mailto:marcelo.rozenberg@u-psud.fr))



**Figure 1.** Panel (a) shows a schematic view of a biological neuron where two regions are indicated by the color boxes: integration and spike generation soma (green) and spike propagating axon (blue). Panel (b) shows the electronic circuit of the UC neuron that we call type I. The colored regions indicate the parts of the circuit that implement the analogue functionalities. The diode D is not considered part of the UC neuron but of the input circuit. Panel (c) shows the schematic I-V characteristics of a SCR device. A, K and G stand for anode, cathode and gate.  $I_L$  and  $I_{hold}$  are the "latch" and "hold" currents. The off-on transition is controlled by the gate. Panel (d) depicts the schematic I-V characteristics of a Mott insulator. The insulator-metal transition may be controlled by Joule heating or applied electric field<sup>2</sup>.

### **The Ultra-Compact Leaky-Integrate-and-Fire Neuron Model**

The circuit of our ultra-compact (UC) neuron is shown in Fig. 1, where we draw a qualitative analogy with a schematic biological neuron. Tis LIF neuron exploits the I-V characteristic of a conventional electronic component, namely, the SCR. Tis device is realized by a four layer *pnpn* structure, which may be integrated into standard micro-electronics<sup>9</sup>. The key feature of the SCR is that is has a diode-like behavior with threshold and hysteresis that can be controlled by a gate.

The leaky and *integrate* features are naturally implemented by a RC pair. The capacitor (C) integrates the charge of incoming current spikes, which may *leak* out through the resistor  $(R=R_1+R_2)$  during the time intervals between spikes. The key *fire* feature of our model is realized by the SCR's voltage threshold, which is set by its anode-cathode tension and is tuned by the gate, through the resistors  $R_1$  and  $R_2$ . When the voltage threshold is attained, the SCR switches to the on-state and the capacitor quickly discharges through the small  $R_3$ , generating a spike of current. The SCR remains in the on-state until the currents decreases to the value *I<sub>hold</sub>*, when the capacitor is almost fully discharged. This process can be associated to the relaxation or refractory period of the artificial neuron. In order for the spike to be able to drive a downstream neuron, the strength of the signal needs to be reinforced. As shown in Fig. 1, this is implemented by a pair of MOS transistors that play the role of the axon. Tus, our UC neuron is implemented with just one SCR and two transistors, plus one "membrane" capacitor and a few resistors. Tis solution, by construction, has likely a minimal number of components. In fact, we have identifed each of the three features of the *leaky*-*integrate*-and-*fre* model with three respective devices, a *resistor*, a *capacitor* and a *SCR*. Tese components realize the non-linear process of threshold spike generation in the "soma" of the artifcial neuron.

We should also mention that the I-V characteristic of the SCR bears a strong similarity with that of the Mott materials, which we schematically depict in Fig. 1. In fact, Mott materials are been intensively investigated for neuromorphic electronic devices, including artificial neurons<sup>2</sup>. The key feature of those systems is that they present an insulator to metal frst-order phase transition, which may be driven by temperature or applied electric feld.

#### **Results**

In the following, we demonstrate the behavior of our LIF neuron model. We have implemented the electronic circuit with out-of-the-shelf components (see Table 1 in *Methods* below) and obtained readings of several input and output voltages. We also monitored the voltage in the capacitor, which is proportional to the charge accumulated. In analogy to the membrane potential of the soma of a biological neuron, we denote this potential as  $V_{MEM} = Q/C$ . Where Q is the charge of the capacitor.

In Fig. 2 we show the LIF behavior of the basic neuron block circuit introduced in the previous section. We apply as input a succession of voltage pulses of 10μsec duration at 100μsec interval and with increasing amplitude from 2 to 7 V. We observe the integrate and leaky features of the charge, which is reflected in the behavior of  $V_{MEM}(t)$ . When the input-spike voltage attains 5V (this value also depends on the input-spike frequency) we observe a qualitative change in the behavior of the neuron, as its output begins to generate voltage spikes. Tis corresponds to the SCR switching to the on-state and allowing the capacitor to quickly discharge through it. We observe, also in agreement with the LIF model<sup>8</sup>, that as the incoming input spikes become more intense, the frequency of the outgoing spikes



Figure 2. Basic behavior of the leaky-integrate-and-fire UC neuron. The signals shown on the left panels (a) are the measured voltages as a function of time for the input spikes, the membrane (capacitor  $V_c$ ) and the generated output spikes. The presence of a threshold for the incoming excitation is clearly observed. The right panels illustrate the detail line-shape and characteristic times of the UC neuron circuit. The upper panels (b) show the discharge (leak) of the capacitor, and the lower panels (c) the output spike signal generation.

increases. This feature corresponds to the so called frequency or rate coding of neurons<sup>10</sup>. To demonstrate the ease of control and tunability of the UC neuron circuit, we have explored the dependence of the characteristic times with the resistive parameters. For the leaky time  $\tau_{\text{leak}}$ , we obtained the anticipated behavior, with  $\tau_{\text{leak}} \sim (R_1 + R_2)C$ , as seen in Fig. 2 (panels b). We also considered the "refractory" time  $\tau_{\rm rep}$  which corresponds to the characteristic time of the generation of an outgoing spike when the SCR switches and remains in the on-state. The time  $\tau_{ref}$  is approximately set by the discharge of C through the resistor  $R_3$ , ie,  $\tau_{ref} \sim R_3C$  as seen in Fig. 2 (panels c).

An important requirement for a neuron circuit is the ability to drive downstream neurons with the generated output spike. The strength of the signal that comes out from the SCR, however, is limited by the stored charge and is insufficient for such a goal. Thus, we need to strengthen the output. A simple solution for this can be implemented by feeding the signal at the cathode of the SCR V<sub>R3</sub> into a couple of MOS transistors T<sub>1</sub> and T<sub>2</sub> (which may be implemented with a CMOS pair in an integrated circuit). Tis portion of the circuit (blue box in Fig. 1) plays the role of the axon of the neuron.

We now demonstrate another basic and biologically relevant behavior of our UC neuron model, namely spike-frequency adaptation. Tis neuromorphic functionality can be achieved by adding a feedback loop.

The implementation is shown in Fig. 3, where the output signal is fed back to the gate of the SCR. This is done via the pair  $R_7C_2$  that sets the characteristic time of the adaptation behavior, plus one additional transistor and a diode. The adaptive behavior is achieved by the variation of the trans-resistance of  $T_3$ , which is in parallel with  $R_2$ at the gate of the SCR. The data in Fig. 3 show how the neuron that is subject to a constant incoming pulse-rate "adapts", as its output spiking activity decreases from an initial high-rate to a lower one.

In Fig. 4 we describe one of the main results of our work. We demonstrate that our UC neuron is a module, ie, it is a building block for the straightforward construction of spiking neuron networks. Tus, multiple blocks can be interconnected as we illustrate with the elementary artifcial neural network of three neurons forming a feedforward cascade. The circuit is depicted in the right panel of Fig. 4, where neurons N1 (type II) and N2 (type I) form the first layer and the neuron N3 (type I) forms the second layer. For simplicity, the synapses are 10 K $\Omega$  variable resistors. In general, these resistors may be replaced by memristors, which may also have a diode in series to avoid the sneak-path problem in large cross-bar arrays<sup>11</sup>. A key feature of this multi-layer neural network is that the post-synaptic neuron N3 is driven by the sum of the non-synchronous outputs of the pre-synaptic neurons  $N1 + N2$ . The fact that N3 actually responds to the sum of  $N1 + N2$  is made evident by our choice of N1 as a type II neuron with spike-frequency adaptation. Inputs  $IN_1$  and  $IN_2$  to the network have constant spike rates, they produce different excitation of N1 and N2 ( $OUT_1$  and  $OUT_2$ , respectively). These outputs are combined with equal (synaptic) weights as input to N3. Tis second layer neuron therefore receives an excitation with an overall decreasing rate, which results in a spiking activity ( $V_{\rm MEM3}$  and  $\rm OUT_3)$  with a decreasing rate as well.

### **Discussion**

As can be seen from the data of Figs 2, 3 and 4, the typical fring time-scale is in the range of ms, which is comparable with that of biological neurons. Tis feature may enable implementing models of animal perception or navigation<sup>12</sup> that could run in real time on a robot. On the other hand, more elaborate compact neuron implementations, such as, for instance Spikey<sup>13</sup> run on much faster time scales. Those may be better adapted for more





demanding computational capabilities, such as pattern recognition. In any case, the speed of the UC neuron is essentially settled by the RC time constant. With R in the  $100 \text{ k}\Omega$  range and C in the 10nf one (see Table 1), we get RC ~ ms. Nevertheless, decreasing C to the pf range may increase the speed of the circuit by orders of magnitude, and this will not be limited by either the SCR or the transistors, which have relatively fast response times.

Regarding the relevant question of power consumption, an interesting feature of our UC circuit is that it is "normally off". This makes it a priori power efficient, since the currents are negligible unless during the spike generation. While the question of global power dissipation of a network is not a simple matter, we may try to make some estimates for our circuit. Given a single neuron block, we may consider two diferent limiting cases: When the input-pulse frequency is high with respect to the  $1/\tau_{\text{leak}}$ , and when it is much lower. In the former case the capacitor integrates the incoming pulses until the voltage  $V_{Cl}$  reaches the fire threshold. Then, as leakage losses can be neglected, the energy dissipated per spike is  $E \sim C_1 V_{pulse}^{U} / 2$ . This is the energy stored in  $C_1$ . Taking  $V_{pulse}$  of the order of a volt, then one may expect  $E \sim 1p$  for a neuron implemented in an integrated circuit. In the second limiting case the input pulses are separated, then if N pulses are necessary to excite one output spike, an upper bound for the energy per spike would be  $E \sim N[C_1V_{pulse}^2/2]$ . However, the *power* in this latter case would be lower than in the former one, because the time between output spikes ( $\sim N\tau_{\rm leak}$ ) would be relatively much longer.

We may put the previous discussion in a broader context. The power consumption of a spiking neural network depends on the energy per spike of neurons and also on their spike rate. A rough estimate for spike rate of neurons in the human brain cortex is 1-10 Hz. Hence, considering  $10^{11}$  the number of neurons and the energy of 1pJ that we estimated for the UC neuron, we get (10/s  $10^{11} 10^{-12}$  J) ~ 1W, which gives the order of magnitude of the human brain cortex. However, the large size of capacitors remains a limiting factor for an integration of  $10^{11}$  units. Alternatively, we may estimate the spiking rate corresponding to energy per spike evaluated above  $E \sim 1pJ$  as the inverse time-constant  $1/RC \sim 1/(100 \, k\Omega \, 1 \text{pf}) \sim 0.1/\mu s$ . Thus, for a power consumption of 1 W we get [1W/(0.1/μs 1pJ)]  $\sim$  10<sup>7</sup> neurons, an order of magnitude larger than the number of neurons of a TrueNorth chip. While these estimates are rough lower bounds since they do not include the consumption of the synapses, they indicate that a spiking neuron network based on UC units may be competitive and has still room to improve.

Another aspect to consider in regard to neural networks implementation is related to the learning or training capability. In practice, this may be done either off-line, by simulations to determine the parameters of the network; or on-line, via an automatic feed-back loop. The actual implementation would depend on the desired functionality of the network and is a vast topic that is outside the scope of the present work. Nevertheless, we may discuss some general considerations relevant to our present UC neuron. In the case of spiking neural networks, the parameters may be the synaptic weights, which are resistors that interconnect the neurons, such as depicted by the resistors  $S_i$  indicated in Fig. 4, or it may also be the neuron *internal* parameters. For instance, relaxation time, integration time, threshold voltage, adaptation time, etc., can be adjusted by direct tuning of the UC neuron resistor values. An appealing feature of our circuit is that its simplicity allows for a rather straightforward control of these variables as shown in the data of Fig. 2. Tunable resistors with memory or memristors<sup>2</sup> are very well adapted for these tasks. In the case of Fig. 3 we demonstrated how a simple feed-back loop at the gate of the SCR allows for the control of the fring rate of the neuron.



Figure 4. The right panel shows the schematic circuit that realizes a 2-layer spiking neuron network. The left panel shows the measured voltages as a function of time of the neurons N1, N2 and N3. N1 is a type II neuron with spike-frequency adaptation, N2 is a type I neuron and N3 is a type I neuron. The latter receives as input the addition of the outputs of  $N1 + N2$ , which results in a decreasing spiking rate at the output OUT<sub>3</sub>.



**Table 1.** For the input and measured voltages, we used six analog input and two analog outputs of a National Instrument multichannel acquisition system (NI PXIe-6289), respectively. The analog inputs used to measure the capacitor voltages where bufered using a Texas Instrument operational amplifer (TL-084). We developed an ad-hoc acquisition software based on LabVIEW. The generation of the input voltages was at a rate of 100ksps. The acquisition of the input voltages was done synchronously. The oscillograms in Fig. 2 were acquired using an Agilent digital oscilloscope (DSO6104A) with standard (non-attenuated) probes.

The UC neuron circuit is built around an SCR whose key feature is a non-linear I-V characteristic with a voltage threshold for conduction. Tis threshold can be controlled by the *gate* voltage, which was crucial for implementing the spike-frequency adaptation. In addition, the SCR displays *hysteresis* behavior, since the conduction state is switched off when the current is beneath a low hold-current threshold. This feature permits the control of the spike duration and the refractory time.

Besides the already mentioned challenge for VLSI to reduce the footprint of the membrane capacitor, to implement the UC neuron crucially depends on the possibility of realizing the SCR (or the non-linear SCR characteristics) with a VSLI compatible technology. Tis issue is beyond the scope of the present work and our UC neuron circuit is at the proof-of-concept level. In any case, there are no *a priori* impediments to integrate the pnpn-junction structure of the SCR device and implementations were already reported in the literature<sup>9</sup>. While this appears to be an open road to pursue, one should also bear in mind that there are other possibilities. In fact, as we already briefly mentioned before, Mott materials may also be taken into consideration. These, so called, strongly correlated insulators, such as  $VO_2$ ,  $V_2O_3$ , NdNiO<sub>3</sub>, etc., display qualitatively similar I-V characteristics to that of the SCRs. The key physical phenomenon in those systems is an unusual thermally driven first-order insulator-metal transition, which may also be induced by a strong electric field<sup>14-16</sup>. An important and attractive feature is that while the Mott materials are challenging to control and fabricate, they may eventually enable the replacement of the whole SCR + RC block of the "soma" with a single two-terminal Mott insulator device<sup>17,18</sup>. This would provide further simplicity and power efficiency for the implementation of the ultimate ultra-compact neuron<sup>2</sup>.

#### **Methods**

The neuron circuits in this work were all implemented with out-of-the-shelf components that we list below.

#### **Conclusions**

In this work we have introduced an ultra-compact circuit for a LIF artifcial neuron, which realizes a basic building block for constructing spiking neural networks. The key characteristic times can be easily tuned by resistive parameters. It is based on an SCR and is implemented with very few conventional out-of-the-shelf electronic components. Their number is likely minimal, as we have identified each one of the three features of the leaky, integrate and fre model with three components, a resistor, a capacitor, and a SCR, respectively. We demonstrated that the UC circuit has the following features: *(i)* the output of a (pre-synaptic) neuron can trigger a downstream (post-synaptic) one; *(ii)* the addition of a feedback line implements spike-frequency adaptation; *(iii)* the UC block modules can be interconnected to build multi-layer neuron network structure. Furthermore, our UC circuit has low power consumption, as it is always in the off-state, unless during the brief spike generation. The dissipated power was argued to be mainly due to the discharge of the capacitor. Tus, upon integration one may expect to reach an energy consumption of a pJ per spike or less. The simplicity of our ultra-compact neuron opens an exciting way to achieve the large-scale multi-layer neural networks that are required for the ongoing quest to mimic the human brain.

#### **References**

- 1. Sejnowski, T. J. *The Deep Learning Revolution*. (The MIT Press, 2018).
- 2. Del Valle, J., Ramirez, J. G., Rozenberg, M. J. & Schuller, I. K. Challenges in materials and devices for resistive-switching-based neuromorphic computing. *J. Applied Phys.* **124**, 211101 (2018).
- 3. Silver, D. *et al*. Mastering the game of Go with deep neural networks and tree search. *Nature* **529**, 484 (2016).
- 4. Merolla, P. A. *et al*. Artifcial brains. A million spiking-neuron integrated circuit with a scalable communication network and interface. *Science* **345**, 668–73 (2014).
- 5. Takur, C. S. *et al*. Large-Scale Neuromorphic Spiking Array Processors: A Quest to Mimic the Brain. *Front Neurosci* **12**(891), 1 (2018).
- 6. Chicca, E., Stefanini, F., Bartolozzi, C. & Indiveri, G. Neuromorphic Electronic Circuits for Building Autonomous Cognitive Systems. *Proc. IEEE* **102**, 1367–1388 (2014).
- 7. Indiveri, G. *et al*. Neuromorphic Silicon Neuron Circuits. *Front Neurosci* **5**(73), 1 (2011).
- 8. Gerstner, D. W., Kistler, W. M., Naud, R. & Paninski, L. *Neuronal Dynamics: From Single Neurons to Networks and Models of Cognition* (Cambridge University Press, 2014).
- 9. Ker, M.-D. & Hsu, K.-C. SCR device fabricated with dummy-gate structure to improve turn-on speed for efective ESD protection in CMOS technology. *IEEE Trans. Semicond. Manuf.* **18**, 320–327 (2005).
- 10. Adrian, E. D. & Zotterman, Y. Te impulses produced by sensory nerve endings: Part II: Te response of a single end organ. *J Physiol.* **61**(2), 151–171 (1926).
- 11. Xu, C. *et al*. Overcoming the challenges of crossbar resistive memory architectures. *2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)*, Burlingame, CA, pp. 476–488 (2015).
- 12. Jefress, L. A. A place theory of sound localization. *J Comp Physiol Psychol* **41**, 35–39 (1948).
- 13. Pfeil, T. *et al*. Six networks on a universal neuromorphic computing substrate. *Front. Neurosci.* **7**, 1 (2013).
- 14. Zimmers, A. *et al*. Role of Termal Heating on the Voltage Induced Insulator-Metal Transition in VO2. *Phys. Rev. Lett.* **110**, 056601 (2013).
- 15. Parihar, A., Jerry, M., Datta, S. & Raychowdhury, A. Stochastic IMT (Insulator-Metal-Transition) Neurons: An Interplay of Termal and Threshold Noise at Bifurcation. *Front. Neurosci.* 12(210), 1 (2018).
- 16. Stoliar, P. *et al*. Universal Electric-Field-Driven Resistive Transition in Narrow-Gap Mott Insulators. *Adv. Mater.* **25**, 3222 (2013).
- 17. Stoliar, P. *et al*. A Leaky-Integrate-and-Fire Neuron Analog Realized with a Mott Insulator. *Adv. Funct. Mater.* **27**, 1604740 (2017).
- 18. Tesler, F. *et al*. Relaxation of a Spiking Mott Artifcial Neuron. *Phys. Rev. Applied* **10**(5), 054001 (2018).

#### **Acknowledgements**

The work of PS and the experiments (components and instrumentation) were supported by the JSPS KAKENHI Grant Number 18H05911.

#### **Author Contributions**

M.R. Conceived the idea and wrote the manuscript. M.R., P.S. and O.S. Conceived the circuits. P.S. Implemented the circuits and made all the measurements. O.S. Simulated the circuits on sofware previous to the physical implementation. M.R. and P.S. produced the fgures. P.S. and O.S. carefully read the manuscript and provided important suggestions to improve the overall quality of the presentation.

#### **Additional Information**

**Competing Interests:** The authors declare no competing interests.

**Publisher's note:** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional afliations.

**Co O Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit [http://creativecommons.org/licenses/by/4.0/.](http://creativecommons.org/licenses/by/4.0/)

 $© The Author(s) 2019$