Surface versus Performance Trade-offs: A Review of Layout Techniques - CentraleSupélec Access content directly
Journal Articles Journal of Integrated Circuits and Systems Year : 2022

Surface versus Performance Trade-offs: A Review of Layout Techniques

Abstract

Selecting the relevant layout techniques is a key point to obtain a high-performance integrated circuit. Most of the common layout techniques, beside allowing the improvement of performance, also leads to an area overhead. Moreover, this area overhead is generally not accurately evaluated. It is proposed in this review to analyze and to evaluate the surface versus performance trade-off in three types of circuits : digital, low-frequency and radiofrequency analog circuits. Each circuit is post-layout simulated using BiCMOS SiGe 55 nm technology from STMicroelectronics. The first analysis evaluates the surface, power consumption and speed trade-off in a digital circuit implementing a 16-bit gray counter, when selecting different combinations of gates from the B55 digital library. The second analysis focuses on the implementation of an accurate capacitor ratio for switched capacitor circuits and quantifies the surface versus accuracy performance. The third analysis evaluate the performance trade-off for six different layout techniques applied on a negative resistor required for a VCO.
Fichier principal
Vignette du fichier
Ferreira et al. - Surface versus Performance Trade-offs A Review of Layout Techniques - 2022.pdf (8.17 Mo) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-03689551 , version 1 (07-06-2022)

Identifiers

Cite

Pietro Maris Ferreira, Emilie Avignon-Meseldzija, Philippe Benabes, Francis Trélin. Surface versus Performance Trade-offs: A Review of Layout Techniques. Journal of Integrated Circuits and Systems, 2022, 1 (17), pp.1 - 16. ⟨10.29292/jics.v17i1.589⟩. ⟨hal-03689551⟩
69 View
141 Download

Altmetric

Share

Gmail Facebook X LinkedIn More