Filter your results
- 5
- 1
- 6
- 6
- 2
- 3
- 1
- 1
- 1
- 6
- 6
- 3
- 2
- 1
- 1
- 1
- 1
- 1
- 3
- 3
- 3
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
|
|
sorted by
|
|
Throughput Evaluation of DSP Applications based on Hierarchical Dataflow ModelsInternational Symposium on Circuits and Systems (ISCAS), May 2017, Baltimore, United States. ⟨10.1109/ISCAS.2017.8050774⟩
Conference papers
hal-01514641v1
|
||
|
Distanceless Label Propagation: an Efficient Direct Connected Component Labeling Algorithm for GPUsIPTA2017 - International Conference on Image Processing Theory, Tools and Applications, Nov 2017, Montreal, Canada
Conference papers
hal-01656756v1
|
||
Parallel light speed labeling: An efficient connected component labeling algorithm for multi-core processorsIEEE International Conference on Image Processing (ICIP), Sep 2015, Quebec, Canada. pp.3486-3489, ⟨10.1109/ICIP.2015.7351452⟩
Conference papers
hal-01243310v1
|
|||
|
A new SIMD iterative connected component labeling algorithmPrinciples and Practice of Parallel Programming / WVMVP, ACM, Mar 2016, Barcelone, Spain. ⟨10.1145/2870650.2870652⟩
Conference papers
hal-01361101v1
|
||
|
Software countermeasures for control flow integrity of smart card C codesESORICS - 19th European Symposium on Research in Computer Security, Sep 2014, Wroclaw, Poland. pp.200-218, ⟨10.1007/978-3-319-11212-1_12⟩
Conference papers
hal-01059201v1
|
||
|
Relaxed Subgraph Execution Model for the Throughput Evaluation of IBSDF GraphsInternational Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), Jul 2017, SAMOS, Greece. ⟨10.1109/SAMOS.2017.8344630⟩
Conference papers
hal-01569593v1
|