Conference Papers Year : 2006

FPGA reconfigurable architecture for MIMO V-BLAST detector

Domains

Electronics

Myriam Andrieux  : Connect in order to contact the contributor

https://centralesupelec.hal.science/hal-00269227

Submitted on : Wednesday, April 2, 2008-2:58:57 PM

Last modification on : Friday, March 24, 2023-2:52:50 PM

No file

Dates and versions

hal-00269227 , version 1 (02-04-2008)

Identifiers

  • HAL Id : hal-00269227 , version 1

Cite

Hongzhi Wang, Pierre Leray, Jacques Palicot. FPGA reconfigurable architecture for MIMO V-BLAST detector. CODEST Telecommunications Workshop, Nov 2006, Xi'an, China. ⟨hal-00269227⟩

Export

BibTeX XML-TEI Dublin Core DC Terms EndNote DataCite

Collections

SUPELEC UNIV-RENNES1 CNRS INSA-RENNES IETR SUP_SCEE SUP_IETR IETR_SCEE CENTRALESUPELEC UR1-MATH-STIC UR1-UFR-ISTIC UNIV-RENNES INSA-GROUPE UR1-MATH-NUM IETR-SIGNAL
126 View
0 Download

Share

More