An OpenCL pipeline implementation on Intel FPGA for 3D backprojection - CentraleSupélec Accéder directement au contenu
Communication Dans Un Congrès Année : 2020

An OpenCL pipeline implementation on Intel FPGA for 3D backprojection

Daouda Diakite
Nicolas Gac

Résumé

3D back-projector computation is a time-consuming task, and hardware accelerators are used in order to speedup this algorithm. We propose a pipeline implementation of the 3D back-projection algorithm on a high-end FPGA using Intel FPGA SDK for OpenCL while presenting some optimization metrics for task par-allelism. Compared to a non-optimized version on Arria 10, we achieved a speedup of 23 regarding execution time, by applying these techniques properly. We then compared these results with a low-end FPGA, CPU and GPU in terms of execution time and energy efficiency. Index Terms-Algorithm architecture co-design, Intel FPGA SDK for OpenCL, hardware acceleration, FPGA, Computed Tomography.
Fichier principal
Vignette du fichier
diakite et al.pdf (640.72 Ko) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-02500994 , version 1 (06-03-2020)
hal-02500994 , version 2 (08-03-2021)

Identifiants

  • HAL Id : hal-02500994 , version 2

Citer

Daouda Diakite, Maxime Martelli, Nicolas Gac. An OpenCL pipeline implementation on Intel FPGA for 3D backprojection. 6th International Conference on Image Formation in X-Ray Computed Tomography, Aug 2020, Regensburg, Germany. ⟨hal-02500994v2⟩
307 Consultations
363 Téléchargements

Partager

Gmail Mastodon Facebook X LinkedIn More